

# Introduction to Verilog for Basic Digital Design

*work in progress...*

Many electronic system design work involves Hardware Description Language (HDL) coding. Verilog HDL is one of the easiest HDL to learn and is the preferred language especially for entry-level engineers. This is because of its simplicity (e.g. as opposed to VHDL which is strongly typed) and its C-like syntax (which most engineering students would be familiar with).

## Course Objectives

This course is designed to provide introductory-level practical knowledge on using Verilog for simple digital logic/system design.

## Learning Outcomes

Upon completion of this course, the participants should be able to:

1. Understand the basic requirements in implementing digital design using HDL
2. Create and implement a simple digital logic design using Verilog
3. Test and verify a simple digital logic design using a Verilog compiler

## Who Can Benefit

This course is designed for engineers, researchers, system designers, technical specialists, graduate students and individuals who are interested in developing fundamental skills on digital systems development, especially on FPGA platform.

*Related keywords: Verilog, Digital Logic/Systems Design, HDL.*

## Course Content

| Sessions                 | Details                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Materials                                          | Notes                              |
|--------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|------------------------------------|
| <b>Session 1</b>         | <ul style="list-style-type: none"> <li>• Introduction to Verilog <ul style="list-style-type: none"> <li>◦ Overall view on CAD-based design flow</li> </ul> </li> <li>• Introduction to HDLs <ul style="list-style-type: none"> <li>◦ Introduction to Digital Simulation Tool</li> </ul> </li> <li>• Implementing simple logic design using Verilog <ul style="list-style-type: none"> <li>◦ Implementing simple testbench using Verilog</li> </ul> </li> </ul> | <a href="#">Slide 1</a><br><a href="#">Slide 2</a> | Mainly a theoretical session       |
| <b>Session 2 &amp; 3</b> | <ul style="list-style-type: none"> <li>• Combinational Logic <ul style="list-style-type: none"> <li>◦ Moving towards designing an ALU</li> </ul> </li> </ul>                                                                                                                                                                                                                                                                                                   | <a href="#">Slide 4</a>                            | A more practical session (2 slots) |
| <b>Session 4 &amp; 5</b> | <ul style="list-style-type: none"> <li>• Sequential Logic <ul style="list-style-type: none"> <li>◦ Moving towards designing a register block</li> </ul> </li> </ul>                                                                                                                                                                                                                                                                                            | <a href="#">Slide 5</a>                            | A more practical session (2 slots) |
| <b>Session 6</b>         | <p>(This is optional and depends on participants' progress)</p> <ul style="list-style-type: none"> <li>• State Machines and Control Logic <ul style="list-style-type: none"> <li>◦ Moving towards designing control block</li> </ul> </li> </ul>                                                                                                                                                                                                               | <a href="#">Slide 6 (Optional)</a>                 | Extra practical session (1 slot)   |

From:  
<https://azman.my1matrix.cc/> - **Azman @MY1**

Permanent link:  
[https://azman.my1matrix.cc/doku.php?id=training:verilog\\_2026&rev=1777260253](https://azman.my1matrix.cc/doku.php?id=training:verilog_2026&rev=1777260253)

Last update: **2026/04/27 03:24**

